Check again CS/SS, clock must be in correlated bursts, eventually decode the response (initial communication should be on slow SPI).- Checking all signals on the scope - all of them look normal during read and write. A constant clock signal on SCLK and bursts of data on other pins.
Statistics: Posted by gmx — Fri Mar 28, 2025 1:49 pm