Another one:
PLL: CS Register
Offset: 0x00
Description
Control and Status
GENERAL CONSTRAINTS:
Reference clock frequency min=5MHz, max=800MHz
Feedback divider min=16, max=320
VCO frequency min=400MHz, max=1600MHz
Statistics: Posted by gmx — Mon Apr 07, 2025 5:51 pm